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In this paper, a new methodology to perform yield-oriented design of MMIC’s in III-V technologies is proposed. A
digital control of MMIC bias, based on process parameters estimation by on-chip auxiliary circuits, allows yield
enhancement. The design centering approach and a distance-dependent correlated statistical model of HEMT devices
are used to design the external controller. The design of a MMIC for optical digital systems has highlighted significant
yield improvement with respect to previously proposed methodologies
INTRODUCTION
The development of microwave and millimetre-wave
IC’s requires very high performance technologies such as
short gate III-V based ones. These technologies are often
affected by a large dispersion of process parameters
which results in circuit performance variability and can
prevent the achievement of the desired yield. Yield and
variability issues of an high performance IC have to be
addressed in the performance optimisation design stage.
High performance and high yield can hardly be
guaranteed by means of standard MMIC design flows.
Specific design methodologies in which statistical
models of active devices are used jointly with yield
optimisation techniques were presented by Krupenin et al
(1), and by Kobayashi et al (2). These methodologies
allow to obtain a good trade-off between performance
and yield. Several approaches for statistical modelling of
active devices in both linear and non linear operation,
have been proposed by Meehan et al (3), Carrol et al (4),
and Swidzinski and Chang (5), in order to perform circuit
simulation within commercial CAD tools. In particular, a
model in which correlation between parameters of
devices on the same chip is accounted as a function of
the distance among the devices themselves, has been
recently developed by Centurelli et al (6). The yield
optimisation problem has been addressed and analytically
formulated by Director et al (7). Various approaches to
find CAD-oriented design strategies have been proposed:
in particular, the design centering was addressed in (3)
and by Meehan and Purviance (8), the DOE by Carrol
and Chang (9). Recently a novel yield optimisation
strategy, based on the control of the MMIC bias
performed by means of on-chip process parameters
estimators and an external digital controller, has been
presented by Scotti et al (10). In this paper, we propose a
detailed design methodology which allows to determine
the bias controlling function to be implemented into the
digital controller, by analytically formulating the
optimisation problem to be solved. The advantages of the
new approach will be demonstrated from the viewpoint
of design centering theory, which allows straight-forward
comparison between the proposed method and previously
published yield enhancement techniques.
YIELD OPTIMISATION APPROACHES
From a statistical point of view, the circuit yield Y is
defined as the probability that the fabricated circuit
shows an output response G=[g1, g2, ..., gn] (e.g. gi are
gain, return loss, noise figure, ...) comprised in a n-
dimensional acceptability region AG. In our approach the
output response G is evaluated as a function of the
parameters P=[X,V] which affect circuit performance,
including both the noise factors X (i.e. the parameters
which take into account of process dispersion and show
large random variability) and the design factors V (i.e.
parameters whose nominal values V0 can be chosen by
the designer in order to rise performance and yield). Each
noise factor xi ∈ X can be considered as the sum of two
statistically independent random variables:
xi= xiSS + xiLS (1)
In Eq. (1) the first term represents the small-scale (on-
chip) parameters variation and the second represents the
large scale parameters variation. The standard deviation
of xi can be expressed as:
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where ixSSσ  takes into account of on-chip variability, and
ix
LSσ  of large-scale variability (i.e. chip-to-chip, wafer-to-
wafer, and run-to-run variability). A variability region
RG(V0, XTσ ) is found for each set V0 due to the random
variation of noise factors X. The nominal values V0 of
the design parameters have to be chosen so that RG is
contained in the acceptability region AG. Yield is
maximised, under the hypothesis that no controlling
scheme is imposed on the noise factors X, by solving the
following optimisation problem:
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where fG(X,V0,G) is the joint probability density function
of the output response G(P). The expression in Eq. (3)
shows that the yield can be enhanced by lowering the
dimension of the variability region RG and/or by
changing the position of the variability region RG with
respect to AG in order to maximise the overlapping
region between high probability density parts of
RG(V0, XTσ ) and AG: this condition can be obtained by
lowering parameter variations and/or the sensitivity of
the circuit to parameter variations by an optimal choice
of V0. Some techniques have been proposed to enhance
the yield by means of on-chip analogue bias regulators
and/or feedback networks which allow to reduce the
sensitivity of the circuit to noise factors. These
techniques have proved to be efficient for certain
topologies, leading to regulated current errors lower than
±3 % in presence of ±0.5 V threshold voltage variation as
reported by Kobayashi et al (12). However, III-V
technologies are not suitable to implement high gain and
high precision operational amplifiers required to achieve
bias control and stabilisation. Moreover, in complex
circuits composed of DC-coupled amplifier stages, based
on differential pairs and/or feedback-based topologies
such as the transimpedance amplifier, regulation of the
DC current of a certain number of devices may be a sub-
optimal solution which is not able to guarantee the
maximal yield. Recently, a technique has been proposed
to estimate the values and control the effects of some
noise factors by means of off-chip digital control loops
(10): in the next section we focus on this technique by
defining a procedure to achieve the optimal design of the
bias control digital loop.
DEFINITION AND DESIGN OF THE CONTROL
ARCHITECTURE
In the off-chip approach, a control circuit is used to
perform both statistical parameter and/or temperature
estimation (by means of on-chip circuits) and bias
correction, in order to detect large-scale process
parameters variation XLS and to provide on-line
correction to the fabricated circuit. The proposed control
architecture is shown in Fig. 1: a set of N detectors,
which allows variables estimation, is located on the
MMIC chip, biased from the controlling chip. A critical
step of the proposed procedure is to design variable
estimators for a given statistical model: this issue has
been addressed in (10). The estimated variables (i.e. a set
of voltages and currents) are fed to the controlling chip (a
low cost Si-based one) and converted into digital
variables. For a given circuit, a matrix M(XLS,BI) is
stored into a digital controller within the external chip
containing, for a certain number of sets of values for the
large-scale statistical variables XLS, the optimal set of
biasing voltages and currents BI to be sent to the circuit
in order to maximise both performance and yield. The
procedure for the optimal design of the digital controller
for a given MMIC is outlined as follows: the first step is
to define the acceptability region AG for the given design
goals G; since the output response vector G depends on
both the noise factors and the design factors, the second
step is the identification of vectors X and V; the third
step is the choice of the subset Xe of noise factors which
can be estimated and the set of bias BI (bias voltage of
currents which affect X) to be used as controlling
variables. This choice has to be done considering on one
side the value of ixTσ  and the impact of this variability on
performance, and on the other side, the degree of
controllability of each xi as a function of the controlling
variables. The next step requires to find the variability
region for each of the estimated noise factors (this can be
considered to be equal to the nominal value +/- 3 ixTσ )
and to divide it into ni intervals.
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Figure 1: The designed MMIC with the external digital control
By following this approach in each of the niN obtained
regions, the following optimisation problem has to be
solved in order to determine the optimum values of the
biasing currents and voltages BI for each estimated set
Xe:
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where Xne are the non-estimated noise factors, and in
which only the small-scale portion of the standard
deviation of the estimated variables ( ixTi
x
SS σ<<σ ) has to
be considered. The solution of the proposed optimisation
problems requires a statistical model for the active
devices: we propose to make use of the non linear
statistical model presented in (6), in which variable
partition in Eq. (1) is used for the statistical variables. By
using this model, both on-chip dispersion and correlation
as a function of the distance among the active devices are
taken into account (including the effect of the distance
between the estimation circuit devices and the operating
devices) by means of the small-scale statistical model.
Large-scale variations of the estimated variables are
detected by the digital controller which is able to provide
on-line correction to the fabricated circuit, provided that
the matrix M(XLS,BI) is suitably loaded. It has to be
noted that also for non-estimated factors Xne, a large-
scale statistical model would have to be used. However, a
small-scale model can be used also for Xne if the
condition holds that large-scale process dispersion is
mainly mapped into Xe parameters. In the optimisation
problems defined in Eq. (4), the vector V0 is the same at
each iteration of the design process and is preliminarily
found by means of the optimisation problem defined in
Eq. (1), which is solved considering a small-scale
variation for noise factors Xe and a fixed value of the
vector BI: the hypothesis holds that large-scale variations
are cancelled by the off-chip controller. A greater yield
can be achieved if each of the optimisation problems
defined in Eq. (4) is changed into the following one:
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where the optimal set of biases BI is found in each of the
niN regions, for each value of V0 in order to avoid sub-
optimal solutions. The yield optimisation problem
defined in Eq. (4) or (5) highlights the advantages of the
proposed technique: firstly, lower dispersion has to be
considered during each optimisation for the estimated
noise factors leading to a smaller variability region RG;
moreover, further degrees of freedom (the set of
control/bias voltages and currents BI) are introduced in
each optimisation problem in order to increase the
overlapping region between RG(V0) and AG. These
considerations qualitatively show that a greater value for
the overall yield can be found. The quantitative yield
enhancement depends on the structure of the joint
probability density function of the output response, and
therefore is a function of the particular circuit under
consideration.
Table 1
Simulated yield of the amplifier after nominal design,
after design centering, and with the proposed
methodology
Statistical
parameters
Simulated Yield (%)
∆Ipk
(% Ipk)
∆Vpk0
(mV)
No
Control
Design
Centering
Ext.
Control
-20 -0.5 0.2 3.6 16.6
-20 -0.3 13.8 51.2 63.6
-20 -0.1 48.2 35 78.6
-20 0 33.8 12 76.8
-20 0.1 10.4 2.8 73.4
-20 0.3 0 0 57.2
-20 0.5 0 0 10
0 -0.5 0 0 1
0 -0.3 0 9.6 41.6
0 -0.1 30.4 82.6 95.4
0 0 74.4 78.6 91.6
0 0.1 76.2 53.6 97.6
0 0.3 11.2 2.8 91.4
0 0.5 0 0 77.4
+20 -0.5 0 0 0
+20 -0.3 0 0 12
+20 -0.1 0.4 33 79.6
+20 0 13.4 85.6 96.4
+20 0.1 65.6 97.4 98.2
+20 0.3 79 47.6 98.4
+20 0.5 2 0 98.6
Average Yield 21.9 28.4 64.5
CASE STUDY
A transimpedance front-end amplifier (see Fig. 1) for 2.5
Gb/s digital optical communication system has been
designed in PHILIPS PML D02AH GaAs p-HEMT
technology within Agilent ADS CAD tool (11), using the
statistical model presented in (6) which is able to take
into account of the correlations among the device noise
factors on the same chip. A nominal 54 dBΩ (50Ω
loaded) transimpedance gain and a –3dB bandwidth of
1.8 GHz have been set as design goals. A minimum 53.5
dBΩ DC transimpedance gain and a minimum 50.5 dBΩ
transimpedance gain at 1.8 GHz have been set as yield
specifications to define the acceptability region. Large-
scale variation has been supposed for parameters Ipk and
Vpk0 (3-σ equal to 20%⋅Ipk and 500mV, respectively), and
the on-chip estimators proposed in (10) have been used.
Yield optimisation results obtained by means of the
proposed methodology have been compared to the design
centering approach: results shown in Tab. 1 highlight
significant yield improvement for the values of Ipk and
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Figure 2: Simulated transimpedance gain at 1.8 GHz for ∆Ipk = +20% Ipk and ∆Vpk = 500mV:(a) with design centering, and (b) with
digital controller
Vpk0 comprised at the tail of the 3-σ region of the
distribution, where the design centering is not able to
guarantee acceptable yield values. In Fig. 2 the histogram
which reports the percentage of occurrence obtained for
the transimpedance gain at 1.8 GHz with a 500-iteration
Monte Carlo analysis is shown for ∆Ipk = +20%⋅Ipk and
∆Vpk0 = 500mV.
CONCLUSIONS
A methodology to perform yield optimisation of MMIC’s
by means of on-chip estimation of process parameter
dispersion and off-chip digital control has been proposed.
The procedure which allows to determine the bias
controlling function to be implemented into the digital
controller has been outlined, and the optimisation
problems to be solved have been formulated. The
advantages of the new approach have been demonstrated
from the viewpoint of design centering theory which
allows straight-forward comparison between the
proposed method and previously published yield
enhancement techniques.
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